

eExam Question Bank

Coursecode:

 Show entries

 Search:

<input type="checkbox"/>	Question Type ↓↑	Question ↑↓	A ↑↓	B ↑↓	C ↑↓	D ↑↓	Answer ↑↓	Remark ↑↓
<input type="checkbox"/>	FBQ	The ' <input type="text"/> ' gate is a circuit which will give a high output if either, but not both, of its two inputs are high	Exclusive-OR					<input type="button" value="eExam"/>
<input type="checkbox"/>	FBQ	<input type="text"/> converts one type of coded information to another form	Decoder					<input type="button" value="eExam"/>
<input type="checkbox"/>	FBQ	The time required by a sector to reach below the read / write head of a disk is referred to as <input type="text"/>	latency time					<input type="button" value="eExam"/>
<input type="checkbox"/>	FBQ	A Boolean <input type="text"/> is defined as an algebraic expression formed with the binary variables, the logic operation symbols, parenthesis, and equal to sign.	function					<input type="button" value="eExam"/>
<input type="checkbox"/>	FBQ	A <input type="text"/> is an electronic circuit which produces a typical output signal depending on its input signal.	logic gate					<input type="button" value="eExam"/>
<input type="checkbox"/>	FBQ	<input type="text"/> _Register specifies the address of the memory location from which the data or instruction is to be accessed	Memory Address					<input type="button" value="eExam"/>
<input type="checkbox"/>	FBQ	Floating-point numbers are often represented in <input type="text"/> forms.	normalised					<input type="button" value="eExam"/>

<input type="checkbox"/>									
<input type="checkbox"/>	FBQ	The <input type="text"/> code guards against the errors of two bits in SEC codes	SEC-DED						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> is a binary cell, which can store a bit of information and which in itself is a sequential circuit.	Flip-flop						eExam
<input type="checkbox"/>	FBQ	Control Instructions are used for testing the status of computation through <input type="text"/>	Processor Status Word						eExam
<input type="checkbox"/>	FBQ	A <input type="text"/> instruction causes a jump to the new instruction to be executed.	branch						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> addressing mode is used to initialise the value of a variable.	immediate						eExam
<input type="checkbox"/>	FBQ	A <input type="text"/> connects multiple input lines to a single output line.	Multiplexer						eExam
<input type="checkbox"/>	FBQ	The von Neumann machine uses a <input type="text"/> program concept	stored						eExam
<input type="checkbox"/>	FBQ	In Displacement Addressing the operand is stored in the <input type="text"/> memory	virtual						eExam
<input type="checkbox"/>	FBQ	The <input type="text"/> Signal causes micro-operations to be performed	Master clock						eExam
<input type="checkbox"/>	FBQ	In digital computers, there are <input type="text"/> types of micro-operations	4	four					eExam
<input type="checkbox"/>	FBQ	<input type="text"/> Addressing Scheme is employed to relocate the program in the memory especially in a multiprogramming environment	Base						eExam

<input type="checkbox"/>									
<input type="checkbox"/>	FBQ	<input type="text"/> circuits use flip-flops and their status can change only at discrete instants.	Synchronous						eExam
<input type="checkbox"/>	FBQ	Sequential circuits are logic circuits whose present <input type="text"/> depends on the past inputs.	output						eExam
<input type="checkbox"/>	FBQ	The analytical engine is on display at the <input type="text"/> museum at London	science						eExam
<input type="checkbox"/>	FBQ	An Asynchronous Counter is also referred to as a <input type="text"/> counter	ripple						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> Time is the minimum time lapse between two consecutive read requests .	Cycle						eExam
<input type="checkbox"/>	FBQ	The amount of information which can be transferred between CPU and memory depends on the size of the <input type="text"/> connecting the two	BUS						eExam
<input type="checkbox"/>	FBQ	The <input type="text"/> _generation computers started with the advent of transistors	second						eExam
<input type="checkbox"/>	FBQ	An input/output system also called I/O components allows data input and <input type="text"/> of the results in proper format and form.	reporting						eExam
<input type="checkbox"/>	FBQ	The outputs of all <input type="text"/> gates are low if any of the inputs are high.	NOR						eExam
<input type="checkbox"/>	FBQ	Interrupts are mainly used for improving the <input type="text"/> of processing.	efficiency						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> Register is a register which contains the data to be written in the memory .	Buffer						eExam

<input type="checkbox"/>									
<input type="checkbox"/>	FBQ	Magnetic tapes and <input type="text"/> were used as secondary memory	Magnetic drums						eExam
<input type="checkbox"/>	FBQ	A <input type="text"/> is a two-state device made from silicon	transistor						eExam
<input type="checkbox"/>	FBQ	Electronic Numerical Integrator and Calculator (ENIAC) was programmed <input type="text"/>	manually						eExam
<input type="checkbox"/>	FBQ	In <input type="text"/> register, instructions are loaded before their execution	Instruction						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> keeps track of the instruction that is to be execute next, after the execution of an on-going instruction	Program Counter						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> _ is a useful operation which can be used for serial transfer of data	Shift						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> operations are basically the binary operations which areperformed on the string of bits stored in the registers	Logic						eExam
<input type="checkbox"/>	FBQ	A <input type="text"/> instruction causes a jump to the new instruction to be executed.	branch						eExam
<input type="checkbox"/>	FBQ	An arithmetic circuit is normally implemented using <input type="text"/> adder circuits	parallel						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> memories are alternate mass storage devices with huge capacity	Optical						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> Addressing Scheme is used to address the consecutive locations of memory	Indexed						eExam

<input type="checkbox"/>									
<input type="checkbox"/>	FBQ	The constraint that a von Neumann machine could have one path between the main memory and the control unit is referred to as the von Neumann <input type="text"/>	bottleneck						eExam
<input type="checkbox"/>	FBQ	A <input type="text"/> disk is a circular platter of plastic that is coated with magnetisable material	magnetic						eExam
<input type="checkbox"/>	FBQ	<input type="text"/> memory can be accessed either by a word or by a bit-slice	Orthogonal						eExam
<input type="checkbox"/>	FBQ	Bug is mainly used to indicate <input type="text"/> in computer programs	errors						eExam
<input type="checkbox"/>	FBQ	Asynchronous sequential circuits may be regarded as <input type="text"/> circuits with feedback path.	combinational						eExam
<input type="checkbox"/>	FBQ	The simplest model of instruction processing is a <input type="text"/> -step process.	two						eExam
<input type="checkbox"/>	FBQ	A von Neumann machine has only a <input type="text"/> between the main memory and the control unit (CU)	single path						eExam
<input type="checkbox"/>	FBQ	The fifth generation computers emphasise massively <input type="text"/> Processing.	Parallel						eExam
<input type="checkbox"/>	FBQ	A <input type="text"/> , which performs the addition of two bits, is called a half adder	combinational circuit						eExam
<input type="checkbox"/>	FBQ	A <input type="text"/> bit is an extra bit added with binary data such that it makes the total number of 1's in the data either odd or even	parity						eExam

<input type="checkbox"/>									
<input type="checkbox"/>	FBQ	A program [] is used for a fetch cycle in a typical CPU	counter						eExam
<input type="checkbox"/>	FBQ	The CPU can be interrupted by providing a [] line	control						eExam
<input type="checkbox"/>	FBQ	The two basic functions of the control unit are microinstruction [] and microinstruction execution	sequencing						eExam
<input type="checkbox"/>	FBQ	The two widely used formats for microinstructions are [] and []	vertical , horizontal	horizontal, vertical					eExam
<input type="checkbox"/>	FBQ	[] occurs when the sum of two n digits numbers occupies n+1 digit	an overflow						eExam
<input type="checkbox"/>	FBQ	An octal system has [] symbols	eight						eExam
<input type="checkbox"/>	FBQ	The [] by babbage was used for performing any mathematical operation automatically.	analytical engine						eExam
<input type="checkbox"/>	FBQ	[] made the first attempt towards automatic computing through inventing devices such as gears and chains	Blaise Pascal						eExam
<input type="checkbox"/>	FBQ	A discrete component is a single self-contained [] —.	transistor						eExam
<input type="checkbox"/>	FBQ	The [] is an arithmetical unit, which is capable of performing the four basic arithmetical operations.	Mills						eExam

<input type="checkbox"/>								
<input type="checkbox"/>	MCQ	The Mill is an arithmetical unit, which is capable of performing _____ basic arithmetical operations	two	three	four	five	C	eExam
<input type="checkbox"/>	MCQ	Information is represented in a computer in the form of a _____ digit	Decimal	Binary	Hexadecimal	all of the options	B	eExam
<input type="checkbox"/>	MCQ	Third generation computers mainly used _____ chips	large-scale integrated circuit	medium-scale integrated circuit	very large-scale integrated circuit	Small-scale integrated circuit	D	eExam
<input type="checkbox"/>	MCQ	Which of the following is not one of the features on which the computer system family concept was implemented?	Simultaneous access of data in higher ends members	Increase in memory – CPU data paths	Increased complexity of the arithmetic logic unit	Reduced cost	D	eExam
<input type="checkbox"/>	MCQ	The SEC-DED code guards against the errors of _____ bits in SEC codes	One	three	two	eight	C	eExam
<input type="checkbox"/>	MCQ	A transistor is a two-state device made from _____.	Iron	Silicon	Potassium	none of the options	B	eExam
<input type="checkbox"/>	MCQ	two major components are present in Wikes Design of a _____	macroinstruction	microinstruction	miniinstruction	megainstruction	B	eExam
<input type="checkbox"/>	MCQ	A Von Neuman machine has how many paths between the main unit and the control unit ?	Double path	Multiple Path	Tripple Path	Single Path	D	eExam
<input type="checkbox"/>	MCQ	Using the laws of Boolean algebra, $(A+B) + B$ can be simplified to be _____ .	$(A.B)$	$(A+B)$	$(A'.B)$	none of the options	A	eExam
<input type="checkbox"/>	MCQ	Logic circuits whose present output depends on the past inputs are?	Sequential circuits	Bus	serial	Parallel	A	eExam
<input type="checkbox"/>	MCQ	_____ is another name for The NOT gate	Inverter	Converter	Adder	Transistor	A	eExam
<input type="checkbox"/>	MCQ	Which of the following is 10's Complement of 421 ?	576	578	577	579	A	eExam
<input type="checkbox"/>	MCQ	The _____ of an operand is implied, in Stack Addressing Scheme	Flipflop	Address	Operand	Counter	B	eExam
<input type="checkbox"/>	MCQ	The ENIAC could perform how many multiplications or additions per minutes respectively?	500 or 5000 respectively	3000 or 300 respectively	300 or 3000 respectively	5000 or 500 respectively	D	eExam

<input type="checkbox"/>	MCQ	_____ invented a device, which consisted of lots of gears and chains and used to perform repeated addition and subtraction	Von Neumann	Charles Babbage	Blaise Pascal	None of the options	C	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	_____ Register is a register which receives the data from the memory	Memory Address	Memory Buffer	Program Counter	none of the options	B	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	A branch instruction is also known as _____ instruction	Slip	jump	hop	leap	B	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	Evaluation-Stack Architecture are _____ address machines	two	one	Zero	three	C	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	_____ circuits' status can change only at discrete instants.	Isochronous	Synchronous	Asynchronous	All of the options	B	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	Requiring two memory references to fetch the operand is a disadvantage of _____ addressing scheme	Indirect	indexed	register indirect	Stack	A	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	The address capability of _____ addressing scheme is determined by the size of the register	register	stack	register indirect	indirect	C	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	The address of an operand is implied in _____ Addressing Scheme	register	indirect	direct	Stack	D	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	Instruction _____ determines the richness and flexibility of a machine	Width	Set	Length	All of the options	C	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	_____ acts as a buffer storage between the main memory and the CPU.	Program files	Data Register	Program	none of the options	B	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	Information in a computer is represented in the form of Binary digit called a _____	Data	code	Number	Bit	D	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	In bus arbitration technique, the _____ module first needs to control the bus and only after that can it request for an interrupt	Logic	I/O	Sequential	None of the above	B	<input type="checkbox"/> eExam
<input type="checkbox"/>	MCQ	In floating point number representation, the first part of the number is a signed fixed-point number is called _____	Mantissa	Fraction	Integer	Decimal	A	<input type="checkbox"/> eExam

<input type="checkbox"/>	MCQ	_____ is the decimal equivalent of the hexadecimal number (D6)	245	304	214	243	C	eExam
<input type="checkbox"/>	MCQ	The Analytical Engine was a general purpose computing device which consisted of the following components except	Mill	Store	Bus	Card	C	eExam
<input type="checkbox"/>	MCQ	A Bus will require how many bus lines to transfer a word of 18 bits simultaneously	36	18	9	324	B	eExam
<input type="checkbox"/>	MCQ	Karnaugh map is a convenient way of representing and simplifying _____ functions of 4 to 6 variables	Roman numerals	Boolean	Algebraic	All of the above	B	eExam
<input type="checkbox"/>	MCQ	_____ is a cache writing technique in which updates are made only in the cache, setting a bit called update-bit	write block	write bits	write out	none of the above	A	eExam
<input type="checkbox"/>	MCQ	Input/output modules controls the exchange between external devices and _____ or external device and CPU register	cache	register	external	main memory	D	eExam
<input type="checkbox"/>	MCQ	Ferrite core memory requires _____ wires	two	four	nine	five	A	eExam
<input type="checkbox"/>	MCQ	The number of bits read in or out of the memory in a read or write operation is known as _____	speed rate	storage capacity	unit of transfer	access time	C	eExam
<input type="checkbox"/>	MCQ	Execution of instructions in the von Neumann machine is carried out in a _____ fashion	random	sequential	dynamic	direct	B	eExam
<input type="checkbox"/>	MCQ	_____ is needed in a computer to store instructions and data at the time of program execution	cache memory	auxillary memory	main memory	CD-ROM	C	eExam
<input type="checkbox"/>	MCQ	Instruction is a form of _____, which supplies the information about an operation and data on which operation is to be performed	access code	control code	procedure	process	B	eExam
<input type="checkbox"/>	MCQ	The basic function of a computer is the _____ of a program	execution	coding	installing	develoing	A	eExam
<input type="checkbox"/>	MCQ	_____ provides a path for moving data between system modules	Algorithms	topology	Data flow	Data bus	D	eExam

<input type="checkbox"/>	MCQ	_____ circuits are logic circuits whose present output depends on the past inputs.	direct	Serial	Parallel	Sequential	D	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	which of the following characteristics of a machine does Instruction length determine?	reliability	flexibility	credibility	All of the above	B	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	The use of ICs in computer defined the __ generation of computers.	first	second	third	fourth	C	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	Register access is _____ memory access.	same speed as	slower than	faster than	none of the options	C	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	In _____ addressing scheme only one memory reference is required	direct	indirect	register	indexed	A	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	Which of the following addressing modes is used to initialise the value of a variable.	Register	Direct	Indirect	immediate	D	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	The advantage of _____ addressing scheme is that only a few bits are needed to address the operand	stack	register	direct	immediate	B	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	In programmed I/O, the I/O operations are completely controlled by the _____.	ALU	CPU	VDU	CU	B	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	The _____ time is the time required between the requests made for a read or write operation till the time the data is made available	cycle	response	access	waiting	C	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	The data bus provides a path for moving data between the system _____.	modules	instructions	program	algorithms	A	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	The separate lines in a system can be broadly categorised into _____ functional groups	four	two	three	five	D	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	The simplest model of instruction processing is a _____ process	one-step	three - step	two-step	four-step	C	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	_____ I/O is one in which the I/O operations are completely controlled by CPU	main memory	Interrupt driven	random memory access	Programmed	D	<input type="button" value="eExam"/>
<input type="checkbox"/>	MCQ	_____ is a sequential access device	Flash	Tape	Disk	All of the above	B	<input type="button" value="eExam"/>

<input type="checkbox"/>								
<input type="checkbox"/>	MCQ	0 and 1 are the representatives of the ____ number system	Binary	Decimal	Octal	Hexadecimal	A	eExam
<input type="checkbox"/>	MCQ	The decimal number system has ____ digits	Nine	Eight	Zero	Ten	D	eExam
<input type="checkbox"/>	MCQ	____ cycle is the processing needed for a single instruction	booting	Instructions	processing	Speed	A	eExam
<input type="checkbox"/>	MCQ	A ____ bit is an extra bit added with binary data such that it makes the total number of 1's in the data either odd or even	register	parity	processor	none of the above	B	eExam
<input type="checkbox"/>	MCQ	____ register contains data to be written in the memory	motherboard	Memory Buffer	processor	cache	B	eExam
<input type="checkbox"/>	MCQ	How many types of I/O commands are available	five	three	two	four	D	eExam

Showing 1 to 120 of 120 entries

Previous **1** Next